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[57] ABSTRACT 
Various novel lift-off and bonding processes (60, 80, 
100) permit lift-off of thin film materials and devices 
(68), comprising lnrGa1-zASyP1-y where O<x< 1, and 
O<y<l, from a growth substate (62) and then subse-
quent alignable bonding of the same to a host substrate 
(84). As a result, high quality communication devices 
can be fabricated for implementing a three dimensional 
electromagnetic communication network within a three 
dimensional integrated circuit cube (10), an array (90) of 
optical detectors (98) for processing images at very high 
speed, and a micromechanical device (110) having a 
platform (114) for steering or sensing electromagnetic 
radiation or light. 
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PROCESSES FOR LIFf ·OFF OF THIN FILM 
MATERIALS OR DEVICES FOR FABRICATING 
THREE DIMENSIONAL INTEGRATED CIRCUITS, 
OPTICAL DETECTORS, AND 
MICROMECHANICAL DEVICES 
5 
The U.S. Government has a paid-up license in this 
invention and the right in limited circumstances to re-
quire the patent owner to license others on reasonable 10 
terms as provided by the terms of Contract Number 
ECS90-58-144 awarded by the National Science Foun-
dation. 
This document is a continuation-in-part of U.S. appli-
cation Ser. No. 07/865,379, filed Apr. 8, 1992, by the 15 
same inventors herein for THREE DIMENSIONAL 
INTEGRATED CIRCUITS, now U.S. Pat. No. 
5,280,184, and of U.S. application Ser. No. 07/865,126, 
filed Apr. 8, 1992, by the same inventors herein for 
PROCESSES FOR LIFT-OFF OF THIN FILM MA- 20 
TERIALS AND FOR THE FABRICATION OF 
THREE DIMENSIONAL INTEGRATED CIR-
CUITS, now U.S. Pat. No. 5,244,818. 
strates. The device layers are of high quality and are 
currently being used for the integration of GaAs/ Al-
GaAs materials with host substrates, such as Si, glass, 
lithium niobate, and polymers. 
However, although the Bellcore technique yields 
high quality material, it has several problems, including 
the inability to align and selectively bond the devices. 
Moreover, there are difficulties in contacting and de-
positing material layers on both sides of the devices. 
Hence, at present, the Bellcore technique is inadequate 
for producing emitters, detectors, and modulators for 
three dimensional integrated circuits. 
SUMMARY OF TEE INVENTION 
The present invention provides various novel pro-
cesses for monolithically integrating any thin film mate-
rial or any device, including semiconductors and com-
pound semiconductors. The processes involve separa-
tion, or "lift-off, " of the thin film material or device 
from a growth substrate, selective alignment of the 
same, and then selective bonding of the same to a host 
substrate. Significantly, the novel processes may be 
utilized to produce and bond high quality emitters, 
detectors, or modulators for implementing three dimen-FIELD OF THE INVENTION 25 sional communication, and consequently, the fabrica-
The present invention generally relates to integrated tion of three dimensional integrated circuit cubes is 
circuit technology, and more particularly, to novel realized. Other various optical applications are also 
processes for the lift-off of any thin film material or contemplated as described herein. Moreover, the pro-
device from a growth substrate and alignable bonding cesses may be utilized in the fabrication of microme-
of the same to a host substrate as well as to the imple- 30 chanical devices. 
mentation of three dimensional integrated circuit cubes, In accordance with the present invention, a first lift-
resonant cavity devices, optical detectors, and mi- off and bonding process (reference numeral 60; FIGS. 
cromechanical devices using the foregoing novel pro- 3A-3G) comprises the following steps. A thin film ma-
cesses. 
BACKGROUND OF THE INVENTION 
terial is deposited on a sacrificial layer situated on a 
35 growth substrate. Optionally, a device may be defined 
or patterned in the thin film material. All exposed sides 
The monolithic integration of gallium arsenide of the material or device, if applicable, are coated with 
(GaAs) materials and devices with host substrates, such a transparent carrier layer. The sacrificial layer is then 
as silicon (Si), glass (Si02), and polymers, will enable etched away to release from the growth substrate the 
the fabrication of the next generation of integrated cir- 40 combination of the transparent carrier layer and either 
cuits, optical devices, and micromechanical devices, the material or the device. The material or device can 
because it is known that lnxGa1-xAsyPt-y materials, then be selectively aligned and bonded to a host sub-
where O<x<l and O<y<l, and devices comprising strate. If the carrier layer comprises a plurality of de-
the foregoing materials are ideal for electromagnetic vices, then they can be selectively bonded to the host 
communications applications. 45 substrate. Finally, the transparent carrier layer is re-
A standard technique for GaAs on Si integration is moved, thereby leaving the material or device on the 
heteroepitaxial growth, which is described in H. Choi J. host substrate. 
Mattia, G. Turner, and B. Y. Tsauer, "Monolithic Inte- In accordance with the present invention, a second 
gration of GaAs/ AlGaAs LED and Si Driver Circuit", lift-off and bonding process (reference numeral 80; 
IEEE Electron Dev. Lett., vol.9, pp. 512-514, 1988. 50 FIGS. 4A-4H) comprises the following steps. A thin 
However, the crystal quality of this heteroepitaxial film material is deposited on a sacrificial layer situated 
material is often inadequate for many optical applica- on a growth substrate. Optionally, a device may be 
tions. defined, or patterned, in the thin film material. All ex-
An integration method which seeks to preserve the posed sides, or the exposed region, of the material or 
high material quality of lattice-matched growth is the 55 device, if applicable, are coated with a carrier layer. 
epitaxial lift-off process developed by Bell Communica- The sacrificial layer is etched away to release the com-
tions Research, Inc., (Bellcore), as described in E. Ya- bination of the material or device and the carrier layer 
blonovitch, T. J. Gmitter, J.P. Harbison, and R. Bhat, from the growth substrate. The material or device is 
"Double Heterostructure GaAs/ AlGaAs Thin Film then bonded to a transfer medium. The carrier layer is 
Diode Lasers on Glass Substrates", IEEE Phot. Tech. 60 removed. Finally, the material or device is aligned and 
Lett., 1, pp. 41-42, 1989. Essentially, a thin aluminum selectively bonded to a host substrate from the transfer 
arsenide (AlAs) sacrificial layer is deposited, or grown, medium. 
on a GaAs substrate, and then GaAs/ AlGaAs device In accordance with the present invention, a third 
epitaxial layers are grown on top of the AlAs layer. The lift-off and bonding process (reference numeral 100; 
GaAs/ AlGaAs lattice-matched epitaxial layers are sep- 65 FIGS. 7A-7G) comprises the following steps. A thin 
arated from the growth substrate by selectively etching film material is deposited on a sacrificial layer which is 
the AlAs sacrificial layer. These device layers are then deposited on a growth substrate. Optionally, a device 
mounted in a hybrid fashion onto a variety of host sub- may be defined, or patterned, in the thin film material. 
3 
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All exposed sides, or the exposed region, of the material 
or device, if applicable, are coated with a carrier layer. 
The growth substrate is etched away. The sacrificial 
layer may be retained or is etched away. The device is 
bonded to a transfer medium. The carrier layer is re- 5 
moved. Finally, the material or device is aligned and 
bonded to the host substrate from the transfer medium. 
The present invention provides for three dimensional 
integrated circuit cubes (reference numeral 10; FIG. 1) 
and other applications via the aforementioned novel 10 
lift-off and bonding processes. These processes are used 
for monolithically integrating thin film electromagnetic 
emitters, detectors, or modulators. In a monolithic three 
dimensional integrated circuit cube fabricated in accor-
dance with the present invention, electromagnetic com- 15 
munication occurs vertically through any integrated 
circuit layer(s), which can have operational circuitry, 
and/or occurs laterally in the same integrated circuit 
layer. Electromagnetic signals are sent from an emitter 
and received by one or more detectors situated at some 20 
other location anywhere in the integrated circuit cube. 
In basic concept, the three dimensional integrated 
circuit cube can be described as follows. A first inte-
grated circuit layer in the three dimensional integrated 
circuit has a first and a second side. An emitter situated 25 
either on the first side or on a layer spaced from the first 
integrated circuit layer sends electromagnetic signals 
towards the direction of the first side. The emitter can 
have an emitting junction, for example, created by lnx-
Gat-xAsyPt-y materials (n-type coupled ·to p-type), 30 
where O<x<l and O<y<l. The signals sent from the 
emitter pass through one or more layers because the 
layers are transparent to the carrier frequency of the 
signals. A detector is situated to receive the electromag-
netic signals from the direction of the second side. The 35 
detector can be situated on the second side of the inte-
grated circuit layer or on a different layer in the inte-
grated circuit. Moreover, the detector can have a de-
tecting junction, for example, that may be created by 
the materials used in the emitter. Worth noting is that 40 
the emitter and detector may be identical except for 
electrical excitation, and may be freely interchanged by 
changing electrical excitation so as to further increase 
the flexibility of the proposed invention. Finally, the 
foregoing emitters and detectors can be situated any- 45 
where throughout the integrated circuit so as to provide 
for a very complex and flexible three dimensional com-
munication network. 
The present invention provides for the fabrication of 
a high performance resonant cavity device (reference 50 
numeral 50; FIG. 2C), which can be operated as an 
emitter, detector, or modulator. The resonant cavity 
device comprises an active region having a first side and 
a second side. The active region may have a diode con-
figuration or some other element which emits, detects, 55 
or modulates electromagnetic energy. A first mirror 
layer is situated adjacent to the first side of the device 
and is deposited after the active region is deposited on a 
first substrate. A second mirror layer is situated adja-
cent to the second side and is deposited after the active 60 
region with the first mirror layer are bonded to a second 
substrate. 
The present invention provides for the fabrication of 
an array of optical detectors (reference numeral 90; 
FIGS. 5, 6) for an imaging or video system. The array 65 
of optical detectors is monolithically formed on an ex-
ternal surface of an integrated circuit. Each integrated 
layer has a polyimide or other electrically insulating 
layer with a top and a bottom and a hole therethrough 
leading to processing circuitry. The thin film detectors, 
placed on top of the polyimide or other electrically 
insulating layer, convert the optical signal to an electri-
cal signal. The processing circuitry is configured to 
process the converted optical signals. The hole is filled 
with a conductor configured to transport the converted 
optical signals to the processing circuitry. The detectors 
can be made of an epitaxial layer, for example, com-
prised of either GaAs, lnP or InGaAsP situated at the 
top of the polyimide layer in contact with the metal. 
The epitaxial layer alone can create a detecting junc-
tion, or the epitaxial layer in combination with the metal 
can create a detecting junction which receives optical 
signals from an exterior source and immediately trans-
mits the signals to the processing circuitry. 
The present invention provides for the fabrication of 
a micromechanical device (reference numeral 110; 
FIG. 8, 101) for providing efficient steerable optical 
coupling with integrated circuitry. The micromechani-
cal device comprises a movable platform supported by 
legs on a substrate. The substrate has one or more sub-
strate electrodes and the platform has a bottom elec-
trode. The platform is moved by applying a first electri-
cal source between the first and bottom electrodes. 
Moreover, a photonic device resides on the platform 
and is movable with the platform. The photonic device 
has a top electrode thereon. Further, the photonic de-
vice serves as a light interface, by emitting, receiving, or 
modulating light, when a second electrical source is 
applied between the top and the bottom electrodes. 
FEATURES AND ADV ANT AGES 
The present invention overcomes the deficiencies of 
the prior art, as noted above, and further provides for 
the following features and advantages. 
An advantage of the novel processes of the present 
invention is that they provide for the lift-off of any thin 
film material or device from a growth substrate, align-
ment of the same, and then selective bonding of the 
same to a host substrate. The thin film material and the 
host substrate can comprise any materials, including 
amorphous, polycrystalline, crystalline materials, or 
combinations thereof. 
Another advantage of the novel processes of the 
present invention is that they provide a means for han-
dling and bonding discrete devices which are too thin 
and delicate for manipulation by conventional means. 
Another advantage of the novel processes of the 
present invention is that they provide for the lift-off and 
bonding of lnxGat-xAsyPt-y materials and devices (n-
type or p-type), where O<x<l and O<y<l, which are 
ideal for communications and optical applications. 
Another advantage of the novel processes of the 
present invention is that they provide for selective 
alignment and selective bonding of particular devices 
from arrays of devices to existing circuitry. Moreover, 
contacts may be provided on both sides of the device. 
Another advantage of the novel processes of the 
present invention is that material layers, such as metals, 
semiconductors, or dielectrics, can be easily applied to 
both sides of a thin film material or device, thereby 
potentially decreasing cost and improving performance. 
An example is a low cost, high performance, resonant 
cavity emitter, detector, or modulator. 
Another advantage of the novel processes of the 
present invention is that they can be used to easily, 
inexpensively, and efficiently fabricate three dimen-
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sional communication networks within integrated cir-
cuits. As a result, massively parallel processing is possi-
ble, thereby enhancing processing speed. 
Another advantage of the processes of the present 
invention is that they provide for extensive image pro- 5 
cessing and video applications. Optical detectors fabri-
cated from semiconductor materials, such as GaAs, InP, 
or InGaAsP based materials, can be integrated directly 
on top of an existing Si, GaAs, or Si substrate. Further, 
the Si substrate could have processing circuitry for 10 
processing signals received by individual optical detec-
tors or aggregates thereof. 
Another advantage of the processes of the present 
invention is that they can be utilized to fabricate mi-
cromechanical devices. Thin film materials or devices 15 
can be bonded to a very small movable element of the 
micromechanical device. 
Another advantage of the three dimensional inte-
grated circuit cube of the present invention is that it 
provides for massively parallel input/output (110) 20 
ports. Specifically, the number of 1/0 lines which can 
interface to an integrated circuit is substantially en-
hanced, because I/O contacts can be placed not only 
around the sides of the integrated circuit cube, but also 25 
on the top and bottom. These I/O can be very fast, and 
optical 1/0 as well. In essence, integrated circuit "cubes" 
are constructed. 
Another advantage of the three dimensional inte-
grated circuit cube of the present invention is that elec- 30 
tronic circuits can be produced to occupy less space due 
to an enhanced three dimensional interconnection net-
work. 
Another advantage of the three dimensional inte-
grated circuit cube of the present invention is that they 35 
can be fabricated from inexpensive Si and/or GaAs 
wafers. In other words, integrated circuits can be first 
fabricated in an inexpensive manner using conventional 
Si or GaAs foundries. Then, optical emitters and/or 
detectors can be attached to the foundry Si or GaAs 40 
circuits in post-processing steps. 
Another advantage of the three dimensional inte-
grated circuit cube of the present invention is that the Si 
or GaAs circuitry and the emitters/ detectors can be 
independently optimized and/or tested before integra- 45 
tion for high yield and high performance. 
Further features and advantages of the present inven-
tion will become apparent to one skilled in the art upon 
examination of the following drawings and the detailed 
description. It is intended that any additional features 50 
and advantages be incorporated herein. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The present invention, as defined in the claims, can be 
better understood with reference to the following draw- 55 
ings. The drawings are not necessarily to scale, empha-
sis instead being placed upon clearly illustrating princi-
ples of the present invention. 
FIG. 1 shows a three dimensional integrated circuit 
cube having three dimensional electromagnetic commu- 60 
nication capabilities throughout; 
FIGS. 2A-2C show examples of various electromag-
netic communication devices which are usable as emit-
ters, detectors, or modulators within the three dimen-
sional integrated circuit cube of FIG. 1 or in other 65 
various applications; 
FIG. 3A-3G show a first lift-off and bonding process 
for thin film materials or devices, such as the devices of 
FIGS. 2A-2C, wherein a carrier layer is utilized to 
lift-off and protect the thin film materials or devices; 
FIGS. 4A-4H show a second lift-off and bonding 
process for thin film materials or devices, such as the 
devices of FIGS. 2A-2C, wherein a transfer medium is 
utilized to transfer and invert the thin film materials or 
devices; 
FIG. 5 shows an array of optical detectors; 
FIG. 6 shows a partial cross section of the array of 
optical detectors of FIG. 5 taken along line 6'-6'; 
FIGS. 7A-7G Show a third lift-off and bonding pro-
cess for producing the optical detectors of FIGS. 5 and 
6; 
FIG. 8 shows a micromechanical device; 
FIG. 9 shows a photonic device used in the microme-
chanical device of FIG. 8; and 
FIGS. lOA-lOI Show a fabrication process for pro-
ducing the micromechanical device of FIG. 8, and spe-
cifically, FIG. lOI shows a cross section of the mi-
cromechanical device of FIG. 8 taken along line lOl-
'-101'. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
I. Three Dimensional Integrated Circuits 
FIG. 1 illustrates a multilayered integrated circuit 
cube (IC), 10 wherein electromagnetic communication 
can occur in all directions throughout the three dimen-
sional structure. Significantly, in addition to planar 
communication, vertical communication can occur di-
rectly through one or more integrated circuit layers 12, 
14, thereby resulting in a truly three dimensional com-
munication network. Although not shown for simplic-
ity, the integrated circuit cube 10 can have numerous 
layers, and the principles described herein are equally 
applicable. 
In the present invention, integrated circuit layers 
communicate via electromagnetic signals which can 
pass unhindered through the layers due to the wave-
length associated with the electromagnetic signals. If 
layers 12, 14 are fabricated from Si, then the electro-
magnetic signals must have a wavelength A. greater than 
1.12 micrometers (µm) in order for the Si to be transpar-
ent to the electromagnetic signals. If the layers 12, 14 
are GaAs, then the wavelength A. must be greater than 
0.85 µm to establish transparency of the electromag-
netic signals. However, many communications wave-
lengths are possible depending upon the chemical com-
position of the layers 12, 14. Furthermore, with the 
implementation of modulation techniques, the number 
of potential communication channels is virtually infi-
nite. 
As shown in FIG. 1, electromagnetic communication 
devices 16-22 are positioned throughout the integrated 
circuit cube 10 to permit communication throughout 
the cube 10, and importantly, to permit vertical commu-
nication through IC layers 12, 14. Each of the commu-
nication devices 16-22 can be operated as an emitter, 
detector, or modulator, and these devices 16-22 commu-
nicate signals amongst each other as indicated by propa-
gation arrows in FIG. 1. Moreover, the electromagnetic 
communication devices 16-22 can also be switched so as 
to operate as more than one of the foregoing communi-
cation elements. In other words, for example, any of the 
electromagnetic communication devices 16-22 could be 
switched to operate as both an emitter and a detector, or 
as a transceiver. 
7 
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FIGS. 2A through 2C show various specific exam-
ples of electromagnetic communication devices which 
can be used to implement the electromagnetic commu-
nication channels of FIG. 1. FIGS. 2A through 2C 
illustrate devices having diode configurations. Each 5 
diode configuration can act as an emitter, detector, 
and/or modulator, which concept is well known in the 
art. Essentially, electromagnetic signals (including opti-
cal signals) are created, detected, or modulated by the 
diode configurations based upon the electrical biasing 10 
applied to the junction formed by the two materials 
adjoined in each of the diode configurations. For a 
discussion of diode configurations used for electromag-
netic communications purposes, see S. M. Sze, Physics of 
Semiconductor Devices(1981). It should be noted that the 15 
devices of FIGS. 2A-2C must be of very high quality in 
order to communicate at the wavelengths mentioned 
previously relative to Si (/1.>l.12µm) and GaAs 
(A.>0.85). 
The electromagnetic communication devices of 20 
FIGS. 2A-2C are described hereafter. FIG. 2A shows a 
metal-semiconductor-metal (MSM) diode 33. In the 
MSM diode 33, InxGat-xAsyPt-ymaterials 28 (n-type or 
p-type), where O<x< 1 and O<y< 1, are coupled to a 25 
metal 32, such as gold, silver, copper, aluminum, or the 
like. 
FIGS. 2B shows another semiconductor diode 33. An 
n-type lnxGa1-xAsyP1-ymaterial 36, where O<x<l and 
O<y<l, is coupled to a p-type InxGat-xAsyPt-y. mate- 30 
rial 38, where O<x' < 1 and O<y' < 1. 
FIG. 2C shows a resonant cavity device 50 having an 
active region 56, mirrors 54 adjacent to the active re-
gion 56, and optional contact layers 58 adjacent to the 
mirrors 54. The active region 56 can be a diode configu- 35 
ration, for example, one of those diode configurations 
shown in FIGS. 2A or 2B, or some other suitable ele-
ment which emits, detects, or modulates electromag-
netic energy. Mirrors 54 may comprise any metal, semi-
conductor, or dielectric layer, or combinations thereof, 40 
but preferably is a plurality oflnxGa1-xAsyP1-ysemicon-
ductor layers where O<x< 1 and O<y< 1, for provid-
ing essentially signal frequency filtering, which concept 
and implementation is well known in the art. In other 
words, the vertical span of the mirrors 54, or the dis- 45 
tance between each metal layer 58 and the active region 
56 determines the wavelength of signal which is re-
ceived with the highest signal intensity. Finally, the 
contact layers 58 may comprise a metal, semiconductor, 
or dielectric layer, or combinations thereof, but prefera- 50 
bly is a metal layer, for biasing the device 50 so that it 
responds as an emitter, detector, or modulator. How-
ever, it should be noted that the device 50 may be biased 
by some other means, such as with an optic beam, in 
which case, the contacts 58 are not required for opera- 55 
tion of the device 50. 
Communication using the diode configurations is 
initiated as follows. The diode configuration is first 
biased with a voltage. Propagation or reception de-
pends, in large part, upon the device design and direc- 60 
tion of voltage biasing. The diode configurations of 
FIG. 2A through 2C will send and receive electromag-
netic signals having wavelengths A. between 1.3 and 1.55 
microns, which is well above the Si and GaAs transpar-
ency wavelength thresholds of 1.12 and 0.85 microns, 65 
respectively. Note that communication is possible using 
different emitter and detector types, depending upon 
the materials utilized in the configuration. 
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It is further envisioned that modulators, for instance, 
multiple quantum well (MQW) reflective electroab-
sorption light modulators, that emitters, for instance, 
surface emitting lasers (SELs) and vertical cavity sur-
face emitting lasers (VCSELs), and that detectors, for 
instance, resonant cavity detectors which are developed 
from InxGa1-xAsyPt-y compounds, where O<x< 1 and 
O<y< 1, can be employed to more efficiently communi-
cate the signals in the three dimensional integrated cir-
cuit cube 10 of FIG. 1. These devices cause less heating 
problems and can switch much faster than diode config-
urations. Detailed discussions regarding SELs and 
VCSELs can be found in IEEE Journ. Quant. Elect., 
Vol. 64, No. 6, Special Issue on Semiconductor Lasers, 
1991, and J. Jewell, J. Harbison, A. Scherer, Y. Lee and 
L. Florez, IEEE Journal Quant. Elect., Volume 7, No. 
6, pp. 1332-1346. 
The bonding of high quality InxGa1-xAsyPt-y based 
materials and devices to host substrates is a key element 
to the realization of the diode configurations of FIGS. 
2A-2C and the envisioned laser configurations, and 
more generally, to the realization of three dimensional 
IC cubes and other applications in accordance with the 
present invention. To provide for the bonding of lnx-
Gat-xAsyPt-y based materials, the inventors have devel-
oped several advanced lift-off and bonding processes 
60, 80, 100 discussed in detail hereafter. These processes 
60, 80, 100 generally provide for lifting-off and subse-
quent bonding of thin film materials or devices, such as 
compound semiconductors, having a thickness of typi-
cally less than 20 micrometers. 
II. First Lift-Off And Bonding Process 
FIGS. 3A through 3G illustrate a first lift-off and 
bonding process 60 wherein a carrier layer 74 is utilized 
to lift off, protect, transport, align, and ultimately bond 
thin film materials 66 or devices 68, including com-
pound semiconductors. With reference to FIG. 3A, a 
growth substrate 62 is provided with a sacrificial layer 
64 and a thin film material 66. The sacrificial layer 64 
and material 66 are deposited on the growth substrate 
62 using any conventional technique. The material 66 
can be any material, including amorphous material, 
polycrystalline material, crystalline material (for exam-
ple, an epitaxial material), or combinations of the fore-
going materials. Furthermore, "depositing " in the con-
text of this document refers to any process for growing 
or forming one material on another as in the case of an 
epitaxial material. 
In the preferred embodiment, the growth substrate 62 
is GaAs. The sacrificial layer 64 is a thin layer of alumi-
num gallium arsenide AlxGAt-xAs, where 0.6:§x:§ 1.0. 
Moreover, the material.66 comprises lnxGa1-xAsyPt-y 
(n-type or p-type), where O<x<l and O<y<l. 
Although not required to practice the novel process 
60, mesa etch processing may be employed to pattern 
the material 66 in order to form one or more devices 68. 
For simplicity, the discussion hereafter refers only to 
the devices 68 and not to the material 66, but it should 
be understood that the discussion is equally applicable 
to the material 66 in an unpattemed state. Moreover, 
FIG. 3B shows several devices 68 to emphasize that, in 
general, the process 60 is performed on a mass scale to 
produce large pluralities of the devices 68 at a time. The 
devices 68 can be, for example, a transistor, diode con-
figuration, communication device, compound semicon-
ductor device, or any other desired device. The mesa 
etch uses, for example, a photoresist mask and is per-
9 
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formed using, for instance, H2S04:H202:H20(l:8: 160) After the devices 68 have been aligned and positioned 
as a fast gross etch with a final selective etch of over desired locations on top of the host substrate 84, 
Nlf40H:H20 2(1:200) which stops at the AlAs sacrifi- the carrier layer 74 is dissociated from the devices 68. 
cial layer 64. The dissociation can be effectuated using many tech-
Other processing steps can occur relative to the de- 5 niques. 
vices 68 either before or after the mesa etch patterning. For example, the bond between devices 68 and the 
For instance, as shown in FIG. 3C, one or more mate- carrier layer 74 can be broken by the following well 
rial layers 72 can be deposited on the devices 68. The known methods: (1) thermally, for example, through 
material layers 72 may comprise metals (for contacts, as spot heating or through local application of high-inten-
an example), semiconductors, or dielectrics. Deposition 10 sity laser light, (2) photolytically through local expo-
of the material layers 72 can occur using any of numer- sure to short-wavelength laser light, (3) photochemi-
ous conventional techniques. In the preferred embodi- cally through local exposure to short-wavelength laser 
ment, material layers 72 are deposited on the devices 68 light in the presence of a reactive gas, or (4) chemically 
via vacuum deposition. by etching or dissolution. After dissociation, the devices 
Next, the devices 68, with or without material layers 15 68 are in contact with the desired locations on the host 
72, are completely coated with a carrier layer 74. In the substrate 84, as indicated in FIG. 3G. 
preferred .embodiment, the carrier layer 74 is either a Preferably, the procedure in FIG. 3G is performed 
transparent polyimide or other organic material which within a clean room. Moreover, the host substrate 84 
itself can be made to act as a release layer. Apiezon W, can comprise a Si or GaAs circuit which has been de-
which is essentially a black, opaque wax, can also be 20 veloped and optimized, in perhaps a foundry, indepen-
utilized as described in U.S. Pat. No. 4,846,931 to Gmit- dent of the devices 68. 
ter et al. ofBellcore. Furthermore, it is also possible that An oven-annealing step may be desirable at this point 
to further consolidate and strengthen the bonds be-
the carrier layer 74 could be a metal, which has been tween the devices 68 and the host substrate 84. Further-
evaporated, sputtered, and/or plated over the devices 25 more, a whole-wafer cleaning might also be carried out 68. However, use of a transparent polyimide is pre- to remove any residual material from the carrier layer ferred for several reasons. Because of its transparency, device~ 68 can be "'.iewed while en~apsulated an~ there- 74A.nother aspect of the first lift-off and bonding pro-
fore aligned as. w~l be f~her disc~sed herem~er. cess 60 is that a peripheral frame (not shown) can be 
Moreover, pol~mtdes exhib!t the des~able mechanical 30 bonded to the carrier layer 74 before the growth sub-
property of bemg under residual tensile stress at room strate 62 is freed. The peripheral frame can help in 
temperature. See :Allen, M ... G.~ Mehre~any, M., Howe, handling and aligning the devices 68. The assembly 
R. T., and Sentuna, S. D., Microfabncated Structures would resemble a mounted pellicle after release from 
for the In-Situ Measurement of Residual Stress, the growth substrate 62. 
Young's Modulus, and Ultimate Strain of Thin Films, " 35 
Applied Physics Letters, Volume 51, No. 4, pp. 241-244, III. Second Lift-Off And Bonding Process 
1987. Finally, the thermal properties of polyimides are FIGS. 4A through 4H illustrate a second lift-off and 
excellent. Temperatures in excess of 400° C. can be bonding process 80 utilizing a transfer medium for 
maintained without damage to the polyimide or devices transporting and inverting the devices 68. As with the 
68 protected thereby. 40 first lift-off and bonding process 60, the second lift-off 
Next, as shown in FIG. 3E, the sacrificial layer 64 is and bonding process 80 may be used to fabricate the 
etched away using a standard HF:H20 (1:10) etch solu- electromagnetic communication devices 27, 33, 50 of 
tion to separate the devices 68 and surrounding carrier FIGS. 2A-2C. 
layer 74 from the growth substrate 62, as shown in FIG. The process steps described relative to FIG. 3A-3E 
lE. In accordance with a significant aspect of the pres- 45 of the first lift-off and bonding process 60 are substan-
ent invention, metal layers (e.g., Al) or AlxGa1-xAs tially identical to the respective process steps of FIGS. 
layers where x>0.4 can be included in the devices 68, 4A-4E of the second lift-off and bonding process 80. 
because the devices 68 are protected on their sides from Consequently, the discussion relative to FIGS. 3A-3E 
the etch solution HF:H20 (1:10) by the carrier layer 74. is incorporated herein by reference and is applicable to 
For a further discussion, see I. Pollentier, L. Buydens, so the second lift-off and bonding process 80. 
P. Van Daele, P. Demeester, "Fabrication of GaA- At the step shown in FIG. 4F, the second lift-off and 
s-AlGaAs GRIN-SCH SQW Laser Diode on Silicon bonding process 80 calls for placing the freely maneu-
by Epitaxial Lift-Off," IEEE Phot. Tech. Lett., 3, 2, pp. verable combination of the devices 68 and the carrier 
115-117, 1991. layer 74 onto a transfer medium 76, which in the pre-
After the combination of the devices 68 and the car- 55 ferred embodiment, is a diaphragm assembly compris-
rier layer 74 has been etched away from the substrate ing a diaphragm 78 and support ring 82. The diaphragm 
62, the combination can easily be handled and trans- assembly 76 is a drum-like structure fabricated using 
ported. any standard micromachining techniques. 
The devices 68 are next placed in contact with a host Preferably, the diaphragm assembly 76 is formed by 
substrate 84, as shown in FIG. 3F. If the carrier layer 74 60 first coating a Si wafer with approximately 4 microns of 
is a transparent polymer, alignment of the devices 68 a transparent polyimide. The transparent polyimide is 
with particular circuitry on the host substrate 84 is spin cast from a commercially available polymeric acid 
easily accomplished. solution (DuPont PI 2611) which is baked at 150° C. in 
The devices 68 are bonded to the host substrate 84 by air for 30 minutes and cured at 400° C. in nitrogen for 1 
a variety of forces, including vander Waals bonding and 65 hour. After the Si wafer has been coated with the poly-
metal-metal annealing. "Bonding " means affixing, ad- imide, the central portion of the Si wafer is etched from 
hering, or otherwise attaching one existing material or the backside using a HF:HN03:H20 etchant using a 
device to another. single-sided etching technique. A single-sided etching 
5,401,983 
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technique for this purpose is disclosed in J. Y. Pan and 
S. D. Senturia, "Suspended Membrane Methods for 
Determining the Effects of Humidity on the Mechani-
cal Properties of Thin Polymer Films, " Society of Plas-
tics Engineers Technical Papers: ANTEC '91, Volume 37, 5 
pp. 1618-1621, May, 1991. The etching process results 
in the diaphragm assembly 76 having a polymeric dia-
phragm 78, which measures approximately 4 µm thick 
and 3-25 millimeters (mm) in diameter, and which is 
supported by a Si ring 82. The polymeric diaphragm 78 10 
is transparent, taut, and mechanically tough. Thus, the 
polymeric diaphragm 78 is ideal as a carrier for the 
devices 68. 
Optionally, a low power oxygen plasma etch is per-
formed on the diaphragm 78 prior to bonding of the 15 
devices 68. The oxygen plasma etch enhances the adhe-
sion of the devices 68 to the diaphragm 78. 
Next, the carrier layer 74 is dissolved while affixed to 
the diaphragm assembly 76. In the preferred embodi-
ment, trichloroethylene is used to dissolve the Apiezon 20 
W. As a result, the devices 68 are left alone bonded to 
the top of the polymeric diaphragm 78. Note that the 
prelift-off processing materials, for example, the mate-
rial layers 72, now reside on the top of the devices 68 
supported by the polymeric diaphragm 78. 25 
As shown in FIG. 4G, the devices 68 can now be 
selectively aligned through the transparent polymeric 
diaphragm 78 and bonded to a host substrate 84. Note 
that one or more devices 68', 68" can be selectively 
bonded from an array of devices 68 as illustrated in 30 
FIG. 4G, or alternatively, the entire array of devices 68 
can be bonded concurrently to the host substrate 84. 
Preferably, the process shown in FIG. 4G is performed 
within a clean room. Moreover, the host substrate 84 
can comprise a circuit containing a Si or a GaAs sub- 35 
strate which has been developed, perhaps in a foundry, 
independent of the devices 68. 
The bonding of the devices 68 to the host substrate 84 
can be effectuated via many techniques. All techniques 
for causing release of the devices 68, which were de- 40 
scribed above in regard to the first lift-off and bonding 
process 60 of FIGS. 3A-3G, can be utilized in the sec-
ond lift-off and bonding process 80 of FIGS. 4A-4H. In 
addition, the polymeric diaphragm 78 can be etched 
away around the devices 68 so as to release the devices 45 
68 onto the host substrate 84. Furthermore, it is envi-
sioned that the polymeric diaphragm 78 could be fabri-
cated in a web-like manner so as to facilitate tearing and 
release of the devices 68. To further enhance the align-
ment of devices 68, the diaphragm assembly 76 may be 50 
placed in a mask aligner. With the diaphragm assembly 
76 in a mask aligner, the devices 68 can be positioned on 
the host substrate 84 with a high precision (at least to 
within 1 µm). 
Another feature of the second lift-off and bonding 55 
process 80 is that the devices 68 with material layers 72 
can be bonded directly to metal contact layers 86 situ-
ated at the top surface of the host substrate 84, as illus-
trated by device 68" in FIG. 4G. If the material layer 72 
of device 68" is metal, then the coupling of the material 60 
layers 72 and the metal contact layer 86 associated with 
the device 68" forms a much better electrical bond 
therebetween, than merely a vander Waals bond, gener-
ally because of the surface characteristics of metals. 
Additionally, if the material layer 72 is metal, it can be 65 
fused with the metal contact layer 86 via a heating 
process so as to further enhance the electrical character-
istics of the connection. 
Further, as shown in FIG. 4H, one or more other 
material layers 88, such as a metal, semiconductor, or 
dielectric layer, or combinations thereof, may be depos-
ited upon the devices 68 after the devices 68 are bonded 
to the host substrate 84 or to the layer 86 on the host 
substrate 84. Thus, the foregoing second lift-off and 
bonding process 80 allows material layers, such as 
metal, semiconductor, or dielectric layers, to be depos-
ited on both sides of each of the devices 68, as illustrated 
by the device 68' in FIG. 4H. Note that the resonant 
cavity device 50 of FIG. 2C, which has mirror layers 54 
on both planar sides of a thin film active region 56, may 
be constructed using the foregoing methodology. It 
should be further noted that the devices 68 are sup-
ported by a substrate (either the growth substrate 62 or 
host substrate 84) during the deposition process on each 
side, thereby providing mechanical support to the de-
vices 68 while the potentially stress and/or strain pro-
ducing layers 88, 72 are deposited onto the devices 68. 
IV. Optical Detector Array For Imaging Systems 
For image processing and other video applications, 
an array 90 of optical detectors 98, illustrated in FIG. 5, 
can be bonded to any suitable substrate in accordance 
with the novel processes 60, 80, 100 of the present in-
vention. Such an array 90 would have many advan-
tages. 
The optical detectors 98 can be configured to simulta-
neously receive optical signals 91 from an image. The 
optical signals 91 are then processed massively in paral-
lel so as to gain a substantial speed advantage in process-
ing, and consequently, real time evaluation of the im-
age. 
FIG. 6 shows a partial cross-section of the array 90 
taken along line 6'-6'. Preferably, the array 90 is fabri-
cated by first applying an insulating layer 92, such as a 
polyimide layer, on the host substrate 84, which has 
optical signal processing circuitry 84'. The host sub-
strate 84 can be Si, GaAs, or any other suitable substrate 
material. Moreover, the polyimide layer 92 can be about 
1-4 microns in thickness. Next, holes 94 are cut into the 
polyimide layer 92. The holes 94 are filled or partially 
filled with metal or metal alloy, preferably gold (Au) to 
form interconnects 96. Finally, the thin film optical 
detectors 98 comprising, for instance, lnxGa1-xAsyP1-y 
(n-type or p-type) where O<x< 1 and O<y< 1, a diode 
configuration, or some other suitable semiconductor, 
are bonded to the metal interconnects 96 using one of 
the lift-off and bonding processes 60, 80 disclosed 
herein. 
If the optical detectors 98 comprise lnxGa1-xAsyP1-y, 
then the metal interconnects 96 serve the purpose of 
creating a MSM diode junction, as shown and described 
relative to FIG. 2A, and serve the purpose of communi-
cating signals to the underlying processing circuitry 84' 
within the host substrate 84. If the optical detectors 98 
are junction or diode devices, as shown and described 
relative to FIG. 2B, then the metal interconnects 96 
serve to connect the detectors 98 to the underlying 
processing circuitry 84'. Because the metal intercon-
nects 96 are extremely short, for example, about 1-2 
microns, virtually no parasitic capacitance will hinder 
the speed of the optical detectors 98. 
Each of the optical detectors 98 can be allocated its 
own processing circuitry 84', as further shown in FIG. 
6. Essentially, the processing circuitry 84' can directly 
and immediately process the optical signals 91. 
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A neural network can be situated in the host substrate 
84. In other similar embodiments, the data could be 
partially processed by the host substrate 84, and then 
the optical signal data could be sent to a remote neural 
network or another substrate. 
The processing circuitry could also be configured in 
hierarchical layers. In other words, another layer of 
processing circuitry (not shown) could integrate the 
results of the various elements of processing circuitry 
84'. 
V. Third Lift-Off And Bonding Process 
14 
technology or related arts and which performs trans-
duction of electrical energy to mechanical energy, or 
vice versa. Generally, micromechanical devices must 
comprise a movable element(s). Significantly, in accor-
5 dance with the present invention, thin film materials or 
devices are formed and optimized on a growth substrate 
and are then bonded to the movable element(s) of a 
micromechanical device. 
As illustrated in a top view of FIG. 8, a microme-
10 chanical device 110 of the preferred embodiment has a 
thin film photonic device 112 on a generally square 
movable platform 114, which is supported by elongated 
The array 90 of optical detectors 98 described in legs 144a-144d above a substrate 134. A movable mi-
relation to FIGS. 5 and 6 can be produced by using the cromechanical platform with support legs, similar to the 
novel processes 60, 80 of respective FIGS. 3 and 4. 15 platform 114 of the present invention, has been pro-
However, in addition, the inventors have developed a duced previously in the art. See Y. w. Kim and M. G. 
third lift-off and bonding process 100 directed to pro- Allen (a co-inventor herein), "Single and Multilayer 
ducing an array 90 of detectors 98 having lnxGa1- Surface Micromechanical Platforms Using Sacrificial 
.rASyPi.y. Layers," Sensors and Actuators, Vol. 35, No. l, October 
The third lift-off and bonding process 100 will be 20 1992, pp. 61-68. Through the appropriate application of 
described with regard to FIG. 7. The steps of the pro-
cess which are shown in FIGS. 7A, 7B, 1c are substan- external voltages of typically around 35 V, the prior art 
tially similar to the steps shown and described relative platform can be actuated in both the vertical and lateral 
· 1 F S directions by as much as approximately 5 µm and 15 to, respective y, IG . 3A, 3B, 3D and 4A, 4B, 4D. . 
Therefore, the discussion in regard to the latter figures 25 µm, respectively. 
is incorporated herein and applies to the third lift-off The micromechanical device 110 of the present in-
and bonding process 100 of FIG. 7. Briefly described, vention is fabricated by producing the photonic device 
referring to FIG. 7A, a growth substrate 62 is provided 112 independently of the platform 114 and associated 
with a sacrificial layer 64 and a thin film material 66. In structure. The photonic device 112 is fabricated and 
the process of FIG. 7, the growth substrate 62 is InP, 30 then bonded to the platform 114 in accordance with the 
the sacrificial layer 64 is lnxGai-xAsyP!-y material, methodology of the second lift-off and bonding process 
where O<x<l and O<y<l, which is grown on the 80 of FIGS. 4A-4H, which process utilizes the novel 
growth substrate 62, and the material 66 is a lnxGai- transfer medium 76. Accordingly, the discussion details 
xAsyPi-ymaterial, where O<x< 1 and O<y<l, which is relative to the second lift-off and bonding process 80 of 
grown on the sacrificial layer 64. Mesa etch processing 35 FIGS. 4A-4H is incorporated herein by reference, and 
is then used to define, or pattern, the detectors 98 from therefore only a brief overview of the procedure for 
the material 66, as illustrated in FIG. 7B. The detectors fabricating and bonding the photonic device 112 is set 
98 are then completely coated with the carrier layer 74 forth hereafter for simplicity. 
in order to encapsulate the devices 98 on the growth The photonic device 112 comprises a AlGaAs/-
substrate 62, as shown in FIG. 7C. 40 GaAs/ AlGaAs double heterostructure, which can be 
After the carrier layer 74 has been applied, the InP employed as an emitter, detector, or modulator by ap-
growth substrate 62 is etched away with a first etch plying certain voltage biases. The as-grown layer struc-
solution. In the preferred embodiment, the first etch ture 113 of the photonic device 112 is illustrated in FIG. 
solution can be, for example, HCl:H3P04(3:1). The first 9. As shown in FIG. 9, an undoped AlAs sacrificial 
etch solution does not affect the InGaAsP sacrificial 45 layer 118 with 0.2 µm thickness is grown lattice 
layer 64, as shown in FIG. 7D. The InGaAsP sacrificial matched to a GaAs growth substrate 116. The photonic 
layer 64 can be left with and used as part of the detec- device 112 is then grown lattice matched on top of the 
tors 98 for the purpose of aiding emission, detection, or AlAs sacrificial layer 118. The double heterostructure 
modulation. Alternatively, a second etch solution, device layers of the photonic device 112 are then depos-
which can be, for example, HF:H20 2:H20 (1:1:10) or 50 ited over the sacrificial layer 118 and comprise the fol-
H2S04:H202:H20 (1:1:1) in the preferred embodiment, lowing successive layers and parameters: a device layer 
can be applied to remove the InGaAsP sacrificial layer 122 of A10.3Ga1).7As (n=3X1Q17cm-3, 0.5 µm thick), a 
64, as illustrated in FIG. 7E. Metals, semiconductors, device layer 124 ofGaAs (n<1014cm-3, 1.1 µm), and a 
and/or dielectric layers can be deposited onto both device layer 126 of Alo.3Gao.1As (p= 1.3 X 1019cm-3, 
sides of the detectors 98 as outlined above in the discus- 55 0.5 µm thick) . The successive device layers 124, 126, 
sion of the second lift-off and bonding process 80. 128 are mesa etched with a combination of nonselective 
At this point, the detectors 98 can be selectively and selective GaAs/ AlGaAs etchants. 
aligned and selectively bonded to any location on the Additionally, a AuZn/ Au metallic electrode 128 is 
host substrate 84. In the alternative, as shown in the bonded and patterned on the device layer 126 using 
successive steps of FIGS. 7F and 7G, the transfer me- 60 standard photolithographic techniques and metal 
dium 76 can be used to invert the detectors 98 before etches. Although the metallic electrode 128 is initially 
bonding them to the host substrate 84. on top of the as-grown structure 113, the device 112 
VI. Micromechanical Devices 
The present invention provides for the monolithic 65 
integration of any thin film materials and any devices on 
micromechanical devices. A micromechanical device is 
a device which is fabricated using integrated circuit 
with metallic electrode 128 is inverted when bonded by 
the transfer medium 76 (FIG. 4F and 4G) so that the 
metallic electrode 126 eventually resides on the bottom 
of the device 112 in the final integration. Therefore, the 
metallic electrode 128 is referred to as the bottom elec-
trode of the photonic device 112. 
5,401,983 
16 15 
The photonic device 112 is coated with a carrier layer platform 114 with an integrated thin film photonic de-
vice 112. 
At this point, the photonic device 112 may be electri-
cally operated by applying voltages to the three avail-
of Apiezon W black wax, and the entire as-grown struc-
ture 113 is immersed in 10% HF to selectively etch 
away the AlAs sacrificial layer 118. After separation 
from the growth substrate 116, the photonic device 112 
is bonded to the transfer medium 76. The transfer me-
dium 76 preferably comprises the transparent polyimide 
diaphragm 78 so that the device 112 can be accurately 
and selectively aligned during bonding of the device 
112 on the host substrate. After positioning and aligning 
the device 112, the photonic device 112 is bonded to the 
moveable platform 114 of the photonic device 112. 
5 able electrical electrode sources: the substrate elec-
trodes 132, the bottom electrode 128, and the top elec-
trode 154. The bottom and top electrodes 128, 154 can 
be probed via respective pads 156a, 156c and 156b, 156d 
at the ends of the respective platform legs 144a, 144c 
The platform 114 is fabricated using standard mi-
cromachining techniques, as will be described relative 
10 and 144b, 144d. When voltage is applied between the 
top and bottom electrodes 154, 128, the device 112 emits 
or detects light. Furthermore, when an electrical 
source, such as a voltage or current source, is applied 
between the bottom electrode 128 and the substrate 
to FIGS. lOA-101. Referring to FIG. 10A, a plurality 15 
or array of Au strip-like substrate electrodes 132 are 
defined on an electrically isolated Si wafer 134. These 
substrate electrodes 132 are insulated with a polyimide 
layer 136 which is bonded over the substrate electrodes 
132, as shown in FIG. 10B. As illustrated in FIG. lOC, 20 
a copper (Cu) release layer 138, measuring preferably 
2.5-3.0 µm, is bonded on top of the polyimide layer 136. 
Further, as indicated in FIG. 100, at least one and 
preferably three layers 142 of polyimide are spun onto 25 the Cu release layer 38. The polyimide layer(s) 142 
essentially produces the supporting infrastructure of the 
top platform 114 and the support legs 144a-144d. In the 
preferred embodiment, the platform size is 360 
µmX360 µm or 200 µmX200 µm having respective leg 30 
widths of 20 µm and 40 µm for receiving a photonic 
device 112 having a respective size of 250 µm X 250 µm 
or 100 µmx 100 µm. 
Next, as illustrated in FIG. lOE, the polyimide 
layer(s) 142 is coated with a gold (Au) layer 146. The 35 
Au layer 146 is bonded across the entire top surface of 
the layer(s) 142 and on the top surfaces of the opposing 
legs 144a, 144c, as shown in FIG. 8. The Au layer 146 
facilitates bonding of the photonic device 112 to the 
platform 114 by easily bonding or fusing with the 40 
AuZn/ Au metallic bottom electrode 128 of the pho-
tonic device 112. In a sense, the Au layer 146 in combi-
nation with the AuZn/ Au layer 128 form the ultimate 
bottom electrode of the micromechanical device 110. 
Moreover, the bottom electrode is electrically accessi- 45 
ble at the surface of the substrate 134 as a result of the 
interconnecting paths running along legs 144a, 144c. 
After deposition of the Au layer 146, the photonic 
device 112 is bonded to the platform 142 using the trans-
fer medium 76, as-illustrated in FIG. lOF. The proce- 50 
dure is described in detail relative to FIGS. 4F and 4G. 
Next, as shown in FIG. 10G, a polyimide insulating 
layer 148 is spun over the exposed regions of the plat-
form 114 and the photonic device 112, and a top access 
window 152 to the photonic device 112 is opened using 55 
any suitable technique, for instance, a reactive ion etch-
ing (RIE) technique. 
A top electrode 154 of the micromechanical device 
110 is now defined in the step shown in FIG. lOH. The 
top electrode 154 is defined so that the electrode 154 60 
covers the top surface perimeter around the photonic 
device 112 and runs along the top surfaces of the two 
opposing legs 144b, 144d of the platform 114, as illus-
trated in the top view of FIG. 8. 
As illustrated in FIG. lOI, the copper release layer 65 
138 is removed from the substrate 134 by etching away 
the copper release layer 138 with a FeCb solution, re-
sulting in the micromechanical device 110 having a 
electrodes 132, the platform 114 is moved vertically 
and/or laterally. The platform 114 can be moved in a 
plurality of vertical and/or lateral directions as a result 
of the spaced array of substrate electrodes 132, which 
may be selectively energized. 
The micromechanical device 110 of the present in-
vention has many advantages over the prior art. Previ-
ous work aimed at producing micromechanical devices 
with photonic elements has been focused almost exclu-
sively on the micromachining of gallium arsenide or 
other compound semiconductor materials which can 
emit light. However, these prior art embodiments lack 
the excellent mechanical properties of silicon and do 
not have established micromachining or circuit fabrica-
tion facilities as compared with silicon. In the present 
invention, a micro-opto-mechanical system is formed 
which combines the ability to conduct and steer light 
with all of the advantages of silicon. 
There are many applications for the micromechanical 
device 110. For example, in the optoelectronic industry, 
labor-intensive manual alignment of fibers with light 
emitters or detectors is expensive and time-consuming. 
Thus, the end cost of fiber optic "pigtailed " products is 
significantly higher than the sum cost of its components. 
In the few automatic alignment systems which are cur-
rently emerging, the fibers themselves are moved into 
position while the optoelectronic device is held station-
ary. These techniques typically must employ high-volt-
age piezoelectric or electrostatic effects because of the 
relatively large mass of the fiber and the distances 
moved. The micromechanical device 110 in accordance 
with the present invention provides a much more eco-
nomical and efficient coupling solution. The microme-
chanical device 110 can be used to automatically align 
an emitter/detector with an optical fiber by holding the 
optical fiber stationary while moving the photonic de-
vice 112 via electrical control signals applied to the 
substrate electrodes 132 and the bottom electrode 146. 
Other applications for the micromechanical device 
110 include interferometric devices, such as accelerom-
eters, and communications applications where receiver 
selective reception of light signals of various wave-
lengths is required. With respect to interferometric 
devices using the micromechanical device 110, the mi-
cromechanical device 110 is moved, and during move-
ment, inertia causes the platform 114 and the photonic 
device 112 to move, thereby changing the shape of the 
cavity 138' beneath the platform 114. This change in 
cavity shape can be used to either control the wave-
length of light to which a detector is sensitive or to 
control the frequency of operation of an emitter. Alter-
natively, the transmissive characteristics of the optical 
system made of device 112, cavity 138', and substrate 
134 are altered due to the change in size of cavity 138'. 
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In communications applications, the micromechanical 
device 110 can be operated like a filter. The photonic 
device 112 is positioned a particular distance above the 
substrate 134 so that only a certain wavelength or band-
width of light is received for processing. Those persons 
skilled in the art will readily appreciate the many modi-
fications that are possible without materially departing 
from the novel teachings of the present invention. Ac-
cordingly, all such modifications are intended to be 
included within the scope of the present invention, as 
set forth in the following claims. 
8. The micromechanical device of claim 1, wherein 
said legs of said movable platform comprise polyimide. 
9. The micromechanical device of claim 1, wherein 
said movable platform comprises a rectangular platform 
5 surface supported by legs at corners of the rectangular 
surface. 
10. The micromechanical device of claim 1, wherein 
said photonic device is a resonant cavity device. 
11. The micromechanical device of claim 9, further 
Wherefore, the inventors claim the following: 
1. A micromechanical device for providing efficient 
steerable optical coupling with integrated circuitry, 
comprising: 
10 comprising a plurality of bottom electrodes situated on 
said substrate and capable of receiving charge from said 
first electrical source, whereby said bottom electrodes 
are selectively activated by said first electrical source so 
that said platform is selectively moved as the electric 
15 field between said bottom electrodes and said substrate 
electrode is changed. a movable platform supported by legs on a substrate, 
said substrate having a substrate electrode, said 
platform having a bottom electrode, and wherein 
said platform is moved by applying a first electrical 
source between said substrate electrode and said 20 
bottom electrode; and 
a photonic device residing on said platform and mov-
able therewith, said photonic device being created 
on a growth substrate remote from said movable 25 platform and subsequently bonded to said movable 
platform, said photonic device having a top elec-
trode thereon, said photonic device serving as a 
light interface when a second electrical source is 
applied between said top electrode and said bottom 30 
electrode. 
2. A resonant cavity device, comprising: 
an active region having a first side and a second side; 
a first mirror layer situated adjacent to said first side, 
said first mirror layer being deposited after said 35 
active region is deposited on a first substrate; and 
a second mirror layer situated adjacent to said second 
side, said second mirror layer being deposited after 
the combination of said active region and said first 
mirror layer are bonded to a second substrate. 40 
3. The micromechanical device of claim 1, wherein 
said photonic device is created on a growth substrate 
remote from said movable platform and is subsequently 
placed onto said movable platform. 
4. The micromechanical device of claim 1, wherein 45 
said photonic device is created and disposed on said 
platform by the following steps: 
depositing said photonic device onto a sacrificial 
layer situated on a growth substrate; 
coating said photonic device with a carrier layer; 
removing said sacrificial layer to release the combina-
tion of said photonic device and said carrier layer 
from said growth substrate; 
positioning said photonic device on a transfer me-
dium; 
removing said carrier layer; and 
bonding said photonic device to said platform from 
said transfer medium. 
50 
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S. The micromechanical device of claim 1, wherein 
said photonic device comprises thin film semiconductor 60 
layers. 
6. The micromechanical device of claim 1, wherein 
said photonic device comprises InxGa1-xAsyP1-y where 
O<x<l and O<y<l. 
7. The micromechanical device of claim 1, wherein 65 
said substrate comprises silicon and wherein said pho-
tonic device comprises InxGa1-xAsyP1-y where 0 < x < 1 
andO<y<l. 
12. A micromechanical device for interfacing light 
with an electronic circuit, comprising: 
a platform supported by legs on a substrate; 
means for moving said platform; and 
a photonic device residing on said platform and mov-
able with said platform, said photonic device con-
nected to a circuit and serving as a light interface to 
said circuit, said photonic device being created on 
a growth substrate remote from said movable plat-
form and subsequently bonded to said movable 
platform. 
13. The resonant cavity device of claim 2, wherein 
said active region comprises a diode configuration. 
14. The resonant cavity device of claim 2, wherein 
said first mirror layer comprises InxGa1-xAsyP1-y where 
O<x<l and O<y<l. 
15. The resonant cavity device of claim 2, wherein 
said second mirror layer comprises InxGa1.xAsyP1-y 
where O<x< 1 and O<y< 1. 
16. The resonant cavity device of claim 2, further 
comprising first and second metal layers disposed on 
said first and second mirror layers respectively and 
situated at opposing outer ends of said resonant cavity 
device. 
17. The resonant cavity device of claim 2, wherein 
said active region emits a signal. 
18. The resonant cavity device of claim 2, wherein 
said active region detects a signal. 
19. The resonant cavity device of claim 2, wherein 
said active region modulates a signal. 
20. A resonant cavity configuration, comprising: 
a host substrate; and 
a resonant cavity device bonded to said host sub-
strate, said resonant cavity device comprising an 
active region having a first side and a second side, 
a first mirror layer situated adjacent to said first 
side, and a second mirror layer situated adjacent to 
said second side, said active region and said first 
mirror layer being formed on a remote growth 
substrate and subsequently bonded to said host 
substrate, said second mirror layer being formed on 
said active region after the combination of said 
active region and said first mirror layer are depos-
ited on said host substrate. 
21. The micromechanical device of claim 1, wherein 
said moveable platform comprises a generally square 
platform surface supported by legs at corners of said 
platform surface. 
22. The micromechanical device of claim 1, wherein 
said substrate electrode comprises gold. 
23. The micromechanical device of claim 1, wherein 
said bottom electrode comprises AuZn/ Au. 
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24. The micromechanical device of claim 1, wherein 
said photonic device emits a signal. 
25. The micromechanical device of claim 1, wherein 
said photonic device detects a signal. 
26. The micromechanical device of claim 1, wherein 
said photonic device modulates a signal. 
27. The micromechanical device of claim 4, wherein 
said sacrificial layer is AlAs. 
28. The micromechanical device of claim 4, wherein 
said growth substrate is GaAs. 
31. The micromechanical device of claim 5, wherein 
said thin film semiconductor layers comprise a crystal-
line material. 
32. The micromechanical device of claim 21, wherein 
5 said platform surface measures 360 micrometers by 360 
micrometers and said legs have a width of 20 microme-
ters. 
33. The micromechanical device of claim 21, wherein 
said square platform surface measures 200 micrometers 
10 by 200 micrometers and wherein said legs have a width 
of 40 micrometers. 
34. The micromechanical device of claim 32, wherein 
said photonic device measures 250 micrometers by 250 
micrometers. 
29. The micromechanical device of claim 4, wherein 
said carrier layer is Apiezon W black wax. 
15 30. The micromechanical device of claim 4, wherein 
35. The micromechanical device of claim 33, wherein 
said photonic device measures 100 micrometers by 100 
micrometers. said sacrificial layer is removed by immersion in 10% 
HF. 
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